Sciweavers

1113 search results - page 198 / 223
» Counter Systems for Data Logics
Sort
View
107
Voted
GLVLSI
1998
IEEE
122views VLSI» more  GLVLSI 1998»
15 years 4 months ago
Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding
With the increased clock frequency of modern, high-performance processors over 500 MHz, in some cases, limiting the power dissipation has become the most stringent design target. ...
Luca Benini, Giovanni De Micheli, Alberto Macii, E...
EDBT
1998
ACM
114views Database» more  EDBT 1998»
15 years 4 months ago
HySpirit - A Probabilistic Inference Engine for Hypermedia Retrieval in Large Databases
Abstract. HySpirit is a retrieval engine for hypermedia retrieval integrating concepts from information retrieval (IR) and deductive databases. The logical view on IR models retrie...
Norbert Fuhr, Thomas Rölleke
FMCAD
1998
Springer
15 years 4 months ago
Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification
We present a new approach to the verification of hardware systems with data dependencies using temporal logic symbolic model checking. As a benchmark we take Tomasulo's algori...
Sergey Berezin, Armin Biere, Edmund M. Clarke, Yun...
ICSE
1997
IEEE-ACM
15 years 3 months ago
Characterizing and Modeling the Cost of Rework in a Library of Reusable Software Components
1 In this paper we characterize and model the cost of rework in a Component Factory (CF) organization. A CF is responsible for developing and packaging reusable software components...
Victor R. Basili, Steven E. Condon, Khaled El Emam...
ECAI
1994
Springer
15 years 3 months ago
Combining the Lazy Label Evaluation with Focusing Techniques in an ATMS
For large problems the ATMS often becomes the main resource consumer in any reasoning system. We propose an architecture (the 2vATMS) that combines the advantages of two techniques...
Mugur M. Tatar