Sciweavers

303 search results - page 47 / 61
» Creating Product Line Architectures
Sort
View
PACS
2004
Springer
146views Hardware» more  PACS 2004»
15 years 7 months ago
An Optimized Front-End Physical Register File with Banking and Writeback Filtering
In recent years, processor manufacturers have converged on two types of register file architectures. Both IBM with its POWER series and Intel with its Pentium series are using a ...
Miquel Pericàs, Rubén Gonzále...
97
Voted
WSC
2007
15 years 4 months ago
The SISO CSPI PDG standard for commercial off-the-shelf simulation package interoperability reference models
For many years discrete-event simulation has been used to analyze production and logistics problems in manufacturing and defense. Commercial-off-the-shelf Simulation Packages (CSP...
Simon J. E. Taylor, Navonil Mustafee, Steffen Stra...
ICCD
2003
IEEE
123views Hardware» more  ICCD 2003»
15 years 10 months ago
Simplifying SoC design with the Customizable Control Processor Platform
With the circuit density available in today’s ASIC design systems, increased integration is possible creating more complexity in the design of a System on a Chip (SoC). IBM’s ...
C. Ross Ogilvie, Richard Ray, Robert Devins, Mark ...
UM
2007
Springer
15 years 8 months ago
Respecting Users' Individual Privacy Constraints in Web Personalization
Web personalization has demonstrated to be advantageous for both online customers and vendors. However, its benefits may be severely counteracted by privacy constraints. Personaliz...
Yang Wang 0005, Alfred Kobsa
103
Voted
APCSAC
2005
IEEE
15 years 7 months ago
Energy-Effective Instruction Fetch Unit for Wide Issue Processors
Continuing advances in semiconductor technology and demand for higher performance will lead to more powerful, superpipelined and wider issue processors. Instruction caches in such ...
Juan L. Aragón, Alexander V. Veidenbaum