46 search results - page 5 / 10 » Crosstalk analysis in nanometer technologies |
ITNG
2007
IEEE
15 years 3 months ago
2007
IEEE
In networks-on-chip (NoC) designs, delay variations and crosstalk noise have become a serious issue with the continuously shrinking geometry of semiconductor devices and the incre...
NOCS
2007
IEEE
15 years 3 months ago
2007
IEEE
As embedded computing evolves towards ever more powerful architectures, the challenge of properly interconnecting large numbers of on-chip computation blocks is becoming prominent...
DAC
2010
ACM
15 years 1 months ago
2010
ACM
As device size shrinks to the nanometer range, FPGAs are increasingly prone to manufacturing defects. We anticipate that the ability to tolerate multiple defects will be very impo...
107
click to vote
GLVLSI
2006
IEEE
15 years 3 months ago
2006
IEEE
Process technology and environment-induced variability of gates and wires in VLSI circuits make timing analyses of such circuits a challenging task. Process variation can have a s...
DAC
2008
ACM
15 years 10 months ago
2008
ACM
Current source based cell models are becoming a necessity for accurate timing and noise analysis at 65nm and below. Voltage waveform shapes are increasingly more difficult to repr...