Sciweavers

58 search results - page 8 / 12
» Customizable Fault Tolerant Caches for Embedded Processors
Sort
View
CODES
2007
IEEE
15 years 6 months ago
Ensuring secure program execution in multiprocessor embedded systems: a case study
Multiprocessor SoCs are increasingly deployed in embedded systems with little or no security features built in. Code Injection attacks are one of the most commonly encountered sec...
Krutartha Patel, Sridevan Parameswaran, Seng Lin S...
TC
2010
14 years 10 months ago
PERFECTORY: A Fault-Tolerant Directory Memory Architecture
—The number of CPUs in chip multiprocessors is growing at the Moore’s Law rate, due to continued technology advances. However, new technologies pose serious reliability challen...
Hyunjin Lee, Sangyeun Cho, Bruce R. Childers
IEEEPACT
2007
IEEE
15 years 6 months ago
Error Detection Using Dynamic Dataflow Verification
Continued scaling of CMOS technology to smaller transistor sizes makes modern processors more susceptible to both transient and permanent hardware faults. Circuitlevel techniques ...
Albert Meixner, Daniel J. Sorin
ICDCSW
2007
IEEE
14 years 11 months ago
A Middleware Support for Agent-Based Application Mobility in Pervasive Environments
—Application mobility is an efficient way to mask uneven conditioning and reduce users’ distractions in pervasive environments. However, since mobility brings more dynamism and...
Yu Zhou, Jiannong Cao, Vaskar Raychoudhury, Joanna...
WISES
2004
15 years 1 months ago
Embedded Real-Time-Tracer - An Approach with IDE
-- Debugging software that runs on highly integrated System-on-Chip devices is complicated because conventional debug tools (like traditional In-Circuit Emulators and Logic Analyze...
Babak Rahbaran, Matthias Függer, Andreas Stei...