209 search results - page 12 / 42 » Customized Instruction-Sets for Embedded Processors |
116
click to vote
CASES
2005
ACM
15 years 1 months ago
2005
ACM
Instruction set customization accelerates the performance of applications by compressing the length of critical dependence paths and reducing the demands on processor resources. W...
100
Voted
CSE
2008
IEEE
15 years 1 months ago
2008
IEEE
A well-known challenge during processor design is to obtain best possible results for a typical target application domain by combining flexibility and computational performance. A...
108
Voted
FDL
2007
IEEE
15 years 6 months ago
2007
IEEE
—This paper presents Anahita Processor Description Language (APDL) for generation of retargetable processor design tool sets. The emphasis is on the applicability of the generate...
90
Voted
VLSID
2005
IEEE
16 years 1 days ago
2005
IEEE
This paper presents an RTL generation scheme for a SimpleScalar / PISA Instruction set architecture with system calls to implement C programs. The scheme utilizes ASIPmeister, a p...
89
Voted
SAC
2005
ACM
15 years 5 months ago
2005
ACM
We present a tool which is designed to be used as a code compression advisory system for object code to be run on an embedded processor. All the compression schemes support run-ti...