Sciweavers

209 search results - page 16 / 42
» Customized Instruction-Sets for Embedded Processors
Sort
View
CODES
2005
IEEE
15 years 3 months ago
Enhanced code density of embedded CISC processors with echo technology
Code density is an important issue in memory constrained systems. Some RISC processor, e.g. the THUMB extension in the ARM processor, supports aggressive code size reduction even ...
Youfeng Wu, Mauricio Breternitz Jr., Herbert H. J....
ICCAD
2003
IEEE
195views Hardware» more  ICCAD 2003»
15 years 6 months ago
Compiler-Based Register Name Adjustment for Low-Power Embedded Processors
We preseM an algorithm for compiler-driven regisrer mme adjustment with rhe main goal of power minimization on instruction fetch und mgisterjile access. In mosr instruction set ar...
Peter Petrov, Alex Orailoglu
CSREASAM
2007
14 years 11 months ago
Embedded Processor Security
A preliminary model is introduced in this paper whereby data and its associated security properties are treated as a single atomic unit of information in a hardwareonly context. Se...
Brian J. d'Auriol, Tuyen Nguyen, Vo Quoc Hung, Duc...
MEMICS
2010
14 years 4 months ago
Fast Translated Simulation of ASIPs
Application-specific instruction set processors are the core of nowadays embedded systems. Therefore, the designers need to have powerful tools for the processor design. The tools...
Zdenek Prikryl, Jakub Kroustek, Tomas Hruska, Dusa...
DATE
2002
IEEE
117views Hardware» more  DATE 2002»
15 years 2 months ago
Effective Software Self-Test Methodology for Processor Cores
Software self-testing for embedded processor cores based on their instruction set, is a topic of increasing interest since it provides an excellent test resource partitioning tech...
Nektarios Kranitis, Antonis M. Paschalis, Dimitris...