Sciweavers

209 search results - page 21 / 42
» Customized Instruction-Sets for Embedded Processors
Sort
View
DATE
2006
IEEE
113views Hardware» more  DATE 2006»
15 years 3 months ago
Automatic ADL-based operand isolation for embedded processors
Cutting-edge applications of future embedded systems demand highest processor performance with low power consumption to get acceptable battery-life times. Therefore, low power opt...
Anupam Chattopadhyay, B. Geukes, David Kammler, Er...
78
Voted
DAC
2010
ACM
15 years 1 months ago
Processor virtualization and split compilation for heterogeneous multicore embedded systems
Complex embedded systems have always been heterogeneous multicore systems. Because of the tight constraints on power, performance and cost, this situation is not likely to change a...
Albert Cohen, Erven Rohou
CASES
2005
ACM
14 years 11 months ago
Hardware support for code integrity in embedded processors
Computer security becomes increasingly important with continual growth of the number of interconnected computing platforms. Moreover, as capabilities of embedded processors increa...
Milena Milenkovic, Aleksandar Milenkovic, Emil Jov...
CODES
2000
IEEE
15 years 2 months ago
A method to derive application-specific embedded processing cores
The concept of system-on-a-chip is becoming increasingly popular for the integration of complex systems. New types of processor cores are now available that enable the designer to...
Olivier Hébert, Ivan C. Kraljic, Yvon Savar...
DATE
2006
IEEE
112views Hardware» more  DATE 2006»
15 years 3 months ago
Automating processor customisation: optimised memory access and resource sharing
We propose a novel methodology to generate Application Specific Instruction Processors (ASIPs) including custom instructions. Our implementation balances performance and area req...
Robert G. Dimond, Oskar Mencer, Wayne Luk