Sciweavers

209 search results - page 25 / 42
» Customized Instruction-Sets for Embedded Processors
Sort
View
DSN
2004
IEEE
15 years 1 months ago
An Architectural Framework for Providing Reliability and Security Support
This paper explores hardware-implemented error-detection and security mechanisms embedded as modules in a hardware-level framework called the Reliability and Security Engine (RSE)...
Nithin Nakka, Zbigniew Kalbarczyk, Ravishankar K. ...
IH
2005
Springer
15 years 3 months ago
Data Hiding in Compiled Program Binaries for Enhancing Computer System Performance
Abstract. Information hiding has been studied in many security applications such as authentication, copyright management and digital forensics. In this work, we introduce a new app...
Ashwin Swaminathan, Yinian Mao, Min Wu, Krishnan K...
DATE
2010
IEEE
204views Hardware» more  DATE 2010»
15 years 2 months ago
Assertion-based verification of RTOS properties
— Today, mobile and embedded real time systems have to cope with the migration and allocation of multiple software tasks running on top of a real time operating system (RTOS) res...
Marcio F. S. Oliveira, Henning Zabel, Wolfgang M&u...
60
Voted
DATE
2007
IEEE
85views Hardware» more  DATE 2007»
15 years 4 months ago
Low-power warp processor for power efficient high-performance embedded systems
Researchers previously proposed warp processors, a novel architecture capable of transparently optimizing an executing application by dynamically re-implementing critical kernels ...
Roman L. Lysecky
ICCAD
2001
IEEE
184views Hardware» more  ICCAD 2001»
15 years 6 months ago
CALiBeR: A Software Pipelining Algorithm for Clustered Embedded VLIW Processors
In this paper we describe a software pipelining framework, CALiBeR (Cluster Aware Load Balancing Retiming Algorithm), suitable for compilers targeting clustered embedded VLIW proc...
Cagdas Akturan, Margarida F. Jacome