Sciweavers

209 search results - page 35 / 42
» Customized Instruction-Sets for Embedded Processors
Sort
View
DATE
2006
IEEE
157views Hardware» more  DATE 2006»
15 years 3 months ago
Modeling and simulation of mobile gateways interacting with wireless sensor networks
Sensor networks are emerging wireless technologies; their integration with the existing 2.5G, 3G mobile networks is a key issue to provide advanced services, e.g., health control....
Franco Fummi, Davide Quaglia, Fabio Ricciato, Maur...
CASES
2001
ACM
15 years 1 months ago
Heads and tails: a variable-length instruction format supporting parallel fetch and decode
Abstract. Existing variable-length instruction formats provide higher code densities than fixed-length formats, but are ill-suited to pipelined or parallel instruction fetch and de...
Heidi Pan, Krste Asanovic
ICESS
2007
Springer
15 years 3 months ago
Face Detection on Embedded Systems
Over recent years automated face detection and recognition (FDR) have gained significant attention from the commercial and research sectors. This paper presents an embedded face de...
Abbas Bigdeli, Colin Sim, Morteza Biglari-Abhari, ...
93
Voted
DDECS
2008
IEEE
227views Hardware» more  DDECS 2008»
14 years 11 months ago
Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator
The paper introduces a cryptographic System on a Chip (SoC) implementation based on recent Actel nonvolatile FPGA Fusion chip with embedded ARM7 soft-core processor. The SoC is bui...
Milos Drutarovsky, Michal Varchola
DATE
2007
IEEE
142views Hardware» more  DATE 2007»
15 years 4 months ago
Optimizing instruction-set extensible processors under data bandwidth constraints
We present a methodology for generating optimized architectures for data bandwidth constrained extensible processors. We describe a scalable Integer Linear Programming (ILP) formu...
Kubilay Atasu, Robert G. Dimond, Oskar Mencer, Way...