Sciweavers

39 search results - page 4 / 8
» DELTEST: Deterministic Test Generation for Gate-Delay Faults
Sort
View
ENTCS
2007
97views more  ENTCS 2007»
14 years 9 months ago
Can a Model Checker Generate Tests for Non-Deterministic Systems?
Modern software is increasingly concurrent, timed, distributed, and therefore, non-deterministic. While it is well known that tests can be generated as LTL or CTL model checker co...
Sergiy Boroday, Alexandre Petrenko, Roland Groz
ETS
2009
IEEE
79views Hardware» more  ETS 2009»
14 years 7 months ago
Concurrent Self-Test with Partially Specified Patterns for Low Test Latency and Overhead
Structural on-line self-test may be performed to detect permanent faults and avoid their accumulation. This paper improves concurrent BIST techniques based on a deterministic test ...
Michael A. Kochte, Christian G. Zoellin, Hans-Joac...
SAC
2008
ACM
14 years 9 months ago
A hybrid software-based self-testing methodology for embedded processor
Software-based self-test (SBST) is emerging as a promising technology for enabling at-speed testing of high-speed embedded processors testing in an SoC system. For SBST, test rout...
Tai-Hua Lu, Chung-Ho Chen, Kuen-Jong Lee
DATE
1997
IEEE
100views Hardware» more  DATE 1997»
15 years 1 months ago
On the generation of pseudo-deterministic two-patterns test sequence with LFSRs
Many Built-In Self Test pattern generators use Linear Feedback Shift Registers (LFSR) to generate test sequences. In this paper, we address the generation of deterministic pairs o...
Christian Dufaza, Yervant Zorian
ICCAD
1997
IEEE
147views Hardware» more  ICCAD 1997»
15 years 1 months ago
Built-in test generation for synchronous sequential circuits
We consider the problem of built-in test generation for synchronous sequential circuits. The proposed scheme leaves the circuit flip-flops unmodified, and thus allows at-speed ...
Irith Pomeranz, Sudhakar M. Reddy