Sciweavers

1536 search results - page 302 / 308
» DPS - Dynamic Parallel Schedules
Sort
View
CHI
2007
ACM
15 years 9 months ago
An observational study on information flow during nurses' shift change
We present an observational study that was conducted to guide the design and development of technologies to support information flow during nurses' shift change in a hospital...
Charlotte Tang, M. Sheelagh T. Carpendale
HPCA
2007
IEEE
15 years 9 months ago
Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors
3D integration technology greatly increases transistor density while providing faster on-chip communication. 3D implementations of processors can simultaneously provide both laten...
Kiran Puttaswamy, Gabriel H. Loh
HPCA
2005
IEEE
15 years 9 months ago
Tapping ZettaRAMTM for Low-Power Memory Systems
ZettaRAMTM is a new memory technology under development by ZettaCoreTM as a potential replacement for conventional DRAM. The key innovation is replacing the conventional capacitor...
Ravi K. Venkatesan, Ahmed S. Al-Zawawi, Eric Roten...
ICCAD
2001
IEEE
143views Hardware» more  ICCAD 2001»
15 years 6 months ago
Transient Power Management Through High Level Synthesis
The use of nanometer technologies is making it increasingly important to consider transient characteristics of a circuit’s power dissipation (e.g., peak power, and power gradien...
Vijay Raghunathan, Srivaths Ravi, Anand Raghunatha...
POPL
2010
ACM
15 years 4 months ago
Lightweight asynchrony using parasitic threads
Message-passing is an attractive thread coordination mechanism because it cleanly delineates points in an execution when threads communicate, and unifies synchronization and comm...
K. C. Sivaramakrishnan, Lukasz Ziarek, Raghavendra...