Sciweavers

4198 search results - page 191 / 840
» Data Parallel Program Design
Sort
View
158
Voted
VIS
2007
IEEE
149views Visualization» more  VIS 2007»
16 years 4 months ago
Time Dependent Processing in a Parallel Pipeline Architecture
Pipeline architectures provide a versatile and efficient mechanism for constructing visualizations, and they have been implemented in numerous libraries and applications over the p...
John Biddiscombe, Berk Geveci, Ken Martin, Kenn...
WWW
2007
ACM
16 years 3 months ago
ActiveRDF: object-oriented semantic web programming
Object-oriented programming is the current mainstream programming paradigm but existing RDF APIs are mostly tripleoriented. Traditional techniques for bridging a similar gap betwe...
Eyal Oren, Renaud Delbru, Sebastian Gerke, Armin H...
PLDI
2010
ACM
15 years 8 months ago
A GPGPU compiler for memory optimization and parallelism management
This paper presents a novel optimizing compiler for general purpose computation on graphics processing units (GPGPU). It addresses two major challenges of developing high performa...
Yi Yang, Ping Xiang, Jingfei Kong, Huiyang Zhou
JRTIP
2008
118views more  JRTIP 2008»
15 years 3 months ago
Custom parallel caching schemes for hardware-accelerated image compression
Abstract In an effort to achieve lower bandwidth requirements, video compression algorithms have become increasingly complex. Consequently, the deployment of these algorithms on Fi...
Su-Shin Ang, George A. Constantinides, Wayne Luk, ...
HPCA
1997
IEEE
15 years 7 months ago
Design Issues and Tradeoffs for Write Buffers
Processors with write-through caches typically require a write buffer to hide the write latency to the next level of memory hierarchy and to reduce write traffic. A write buffer ...
Kevin Skadron, Douglas W. Clark