4198 search results - page 232 / 840 » Data Parallel Program Design |
145
click to vote
PPOPP
2010
ACM
16 years 26 days ago
2010
ACM
Most modern Chip Multiprocessors (CMP) feature shared cache on chip. For multithreaded applications, the sharing reduces communication latency among co-running threads, but also r...
121
Voted
SPAA
2003
ACM
15 years 8 months ago
2003
ACM
The increasing application space of interconnection networks now encompasses several applications, such as packet routing and I/O interconnect, where the throughput of a routing a...
117
click to vote
FPL
2009
Springer
15 years 8 months ago
2009
Springer
Fast carry chains featuring dedicated adder circuitry is a distinctive feature of modern FPGAs. The carry chains bypass the general routing network and are embedded in the logic b...
131
Voted
IPPS
2006
IEEE
15 years 9 months ago
2006
IEEE
Performance and workload modeling has numerous uses at every stage of the high-end computing lifecycle: design, integration, procurement, installation and tuning. Despite the trem...
129
Voted
CGF
2010
15 years 3 months ago
2010
We propose a new framework design for exploiting multi-core architectures in the context of visualization dataflow systems. Recent hardware advancements have greatly increased the...