4198 search results - page 264 / 840 » Data Parallel Program Design |
147
click to vote
ICS
2001
Tsinghua U.
15 years 8 months ago
2001
Tsinghua U.
The issue logic of dynamically scheduled superscalar processors is one of their most complex and power-consuming parts. In this paper we present alternative issue-logic designs th...
130
Voted
IPPS
1998
IEEE
15 years 8 months ago
1998
IEEE
Fast runtime reconfigurable hardware enables system designers to swap hardware into and out of an FPGA much as the pages of virtual memory are swapped into and out of virtual memor...
155
Voted
PVG
2003
IEEE
15 years 9 months ago
2003
IEEE
While commodity computing and graphics hardware has increased in capacity and dropped in cost, it is still quite difficult to make effective use of such systems for general-purpos...
154
Voted
BMCBI
2010
15 years 3 months ago
2010
Background: Massively parallel sequencing readouts of epigenomic assays are enabling integrative genome-wide analyses of genomic and epigenomic variation. Pash 3.0 performs sequen...
157
Voted
ICS
2000
Tsinghua U.
15 years 7 months ago
2000
Tsinghua U.
From a software engineering perspective, the Java programming language provides an attractive platform for writing numerically intensive applications. A major drawback hampering i...