Sciweavers

4198 search results - page 723 / 840
» Data Parallel Program Design
Sort
View
IEEEPACT
2006
IEEE
15 years 8 months ago
A low-cost memory remapping scheme for address bus protection
The address sequence on the processor-memory bus can reveal abundant information about the control flow of a program. This can lead to critical information leakage such as encryp...
Lan Gao, Jun Yang 0002, Marek Chrobak, Youtao Zhan...
127
Voted
MM
2006
ACM
157views Multimedia» more  MM 2006»
15 years 8 months ago
Cyborglogging with camera phones: steps toward equiveillance
We present “equiveillance” as a conceptual framework for understanding the balance between surveillance and sousveillance. In addition to this conceptual framework we also pre...
Steve Mann, James Fung, Raymond Lo
LCTRTS
2005
Springer
15 years 8 months ago
Complementing software pipelining with software thread integration
Software pipelining is a critical optimization for producing efficient code for VLIW/EPIC and superscalar processors in highperformance embedded applications such as digital sign...
Won So, Alexander G. Dean
SIGGRAPH
2010
ACM
15 years 7 months ago
OptiX: a general purpose ray tracing engine
The NVIDIA® OptiX™ ray tracing engine is a programmable system designed for NVIDIA GPUs and other highly parallel architectures. The OptiX engine builds on the key observation ...
Steven G. Parker, James Bigler, Andreas Dietrich, ...
117
Voted
WSC
2004
15 years 3 months ago
Implementing the High Level Architecture in the Virtual Test Bed
The Virtual Test Bed (VTB) is a prototype of a virtual engineering environment to study operations of current and future space vehicles, spaceports, and ranges. The HighLevel Arch...
José A. Sepúlveda, Luis C. Rabelo, J...