4516 search results - page 867 / 904 » Data Structures in the Design of Interfaces |
114
click to vote
CODES
2008
IEEE
15 years 8 months ago
2008
IEEE
Instruction set extensions (ISEs) can accelerate embedded processor performance. Many algorithms for ISE generation have shown good potential; some of them have recently been expa...
120
click to vote
EIT
2008
IEEE
15 years 8 months ago
2008
IEEE
Abstract—Processing markup in object-oriented languages often requires the programmer to focus on the objects generating the markup rather than the more pertinent domain objects....
120
click to vote
RTSS
2008
IEEE
15 years 7 months ago
2008
IEEE
This paper presents the design of user-level scheduling hierarchies in the Composite component-based system. The motivation for this is centered around the design of a system that...
127
click to vote
MICRO
2007
IEEE
15 years 7 months ago
2007
IEEE
Current on-chip block-centric memory hierarchies exploit access patterns at the fine-grain scale of small blocks. Several recently proposed techniques for coherence traffic reduct...
118
click to vote
EMSOFT
2007
Springer
15 years 7 months ago
2007
Springer
Non-volatile RAM (NVRAM) such as PRAM (Phase-change RAM), FeRAM (Ferroelectric RAM), and MRAM (Magnetoresistive RAM) has characteristics of both non-volatile storage and random ac...