Sciweavers

2498 search results - page 429 / 500
» Data Structures with Unpredictable Timing
Sort
View
DAC
2003
ACM
15 years 3 months ago
Advanced techniques for RTL debugging
Conventional register transfer level (RTL) debugging is based on overlaying simulation results on structural connectivity information of the Hardware Description Language (HDL) so...
Yu-Chin Hsu, Bassam Tabbara, Yirng-An Chen, Fur-Sh...
ISPD
2003
ACM
132views Hardware» more  ISPD 2003»
15 years 3 months ago
Architecture and synthesis for multi-cycle communication
For multi-gigahertz designs in nanometer technologies, data transfers on global interconnects take multiple clock cycles. In this paper, we propose a regular distributed register ...
Jason Cong, Yiping Fan, Xun Yang, Zhiru Zhang
MSWIM
2003
ACM
15 years 3 months ago
Simulation of large ad hoc networks
An ad hoc network is formed by wireless mobile nodes (hosts) that operate as terminals as well as routers in the network, without any centralized administration. Research in ad ho...
Valeriy Naoumov, Thomas R. Gross
ICDCSW
2002
IEEE
15 years 2 months ago
Subscription Summaries for Scalability and Efficiency in Publish/Subscribe Systems
A key issue when designing and implementing largescale publish/subscribe systems is how to efficiently propagate subscriptions among the brokers of the system. Brokers require thi...
Peter Triantafillou, Andreas A. Economides
SARA
2009
Springer
15 years 2 months ago
Light Algorithms for Maintaining Max-RPC During Search
Abstract. This article presents two new algorithms whose purpose is to maintain the Max-RPC domain filtering consistency during search with a minimal memory footprint and implemen...
Julien Vion, Romuald Debruyne