Sciweavers

102 search results - page 7 / 21
» Data flow within an open architecture tester
Sort
View
ASYNC
1999
IEEE
136views Hardware» more  ASYNC 1999»
15 years 3 months ago
A Counterflow Pipeline Experiment
The counterflow pipeline architecture [12] consists of two interacting pipelines in which data items flow in opposite directions. Interactions occur between two items when they me...
Bill Coates, Jo C. Ebergen, Jon K. Lexau, Scott Fa...
ICVS
2001
Springer
15 years 4 months ago
A Modular Software Architecture for Real-Time Video Processing
An increasing number of computer vision applications require on-line processing of data streams, preferably in real-time. This trend is fueled by the mainstream availability of low...
Alexandre R. J. François, Gérard G. ...
CLUSTER
2007
IEEE
15 years 6 months ago
The design of MPI based distributed shared memory systems to support OpenMP on clusters
— OpenMP can be supported in cluster environments by using distributed shared memory (DSM) systems. A portable approach for building DSM systems is to layer it on MPI. With these...
H'sien J. Wong, Alistair P. Rendell
DAC
2000
ACM
16 years 17 days ago
METRICS: a system architecture for design process optimization
We describe METRICS, a system to recover design productivity via new infrastructure for design process optimization. METRICS seeks to treat system design and implementation as a s...
Stephen Fenstermaker, David George, Andrew B. Kahn...
RTCSA
2006
IEEE
15 years 5 months ago
Integrating Compiler and System Toolkit Flow for Embedded VLIW DSP Processors
To support high-performance and low-power for multimedia applications and for hand-held devices, embedded VLIW DSP processors are of research focus. With the tight resource constr...
Chi Wu, Kun-Yuan Hsieh, Yung-Chia Lin, Chung-Ju Wu...