Sciweavers

5414 search results - page 73 / 1083
» Data representation synthesis
Sort
View
CODES
2006
IEEE
15 years 6 months ago
Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications
The memory subsystem of a complex multiprocessor systemson-chip (MPSoC) is an important contributor to the chip power consumption. The selection of memory architecture, as well as...
Ilya Issenin, Nikil Dutt
DAC
2006
ACM
16 years 24 days ago
DAG-aware AIG rewriting a fresh look at combinational logic synthesis
This paper presents a technique for preprocessing combinational logic before technology mapping. The technique is based on the representation of combinational logic using And-Inve...
Alan Mishchenko, Satrajit Chatterjee, Robert K. Br...
FPGA
2010
ACM
243views FPGA» more  FPGA 2010»
15 years 8 months ago
Bit-level optimization for high-level synthesis and FPGA-based acceleration
d hardware design from behavior-level abstraction has drawn wide interest in FPGA-based acceleration and configurable computing research field. However, for many high-level progra...
Jiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan,...
CVIU
2006
219views more  CVIU 2006»
14 years 12 months ago
Boundary matting for view synthesis
In the last few years, new view synthesis has emerged as an important application of 3D stereo reconstruction. While the quality of stereo has improved, it is still imperfect, and...
Samuel W. Hasinoff, Sing Bing Kang, Richard Szelis...
TOPNOC
2008
14 years 11 months ago
Assessing State Spaces Using Petri-Net Synthesis and Attribute-Based Visualization
State spaces are commonly used representations of system behavior. A state space may be derived from a model of system behavior but can also be obtained through process mining. For...
H. M. W. (Eric) Verbeek, A. Johannes Pretorius, Wi...