5414 search results - page 88 / 1083 » Data representation synthesis |
221
click to vote
TOG
2012
13 years 8 months ago
2012
Current methods for combining two different images produce visible artifacts when the sources have very different textures and structures. We present a new method for synthesizing...
158
click to vote
ICCAD
2006
IEEE
16 years 2 months ago
2006
IEEE
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
169
click to vote
AHS
2007
IEEE
15 years 10 months ago
2007
IEEE
In this paper, we propose a design methodology for implementing a multimode (or multi-configuration) and multi-throughput system into a single hardware architecture. The inputs of...
160
click to vote
CODES
2004
IEEE
15 years 9 months ago
2004
IEEE
This paper concerns automatic hardware synthesis from data flow graph (DFG) specification for fast HW/SW cosynthesis. A node in DFG represents a coarse grain block such as FIR and...
142
click to vote
DAC
1998
ACM
16 years 6 months ago
1998
ACM
Commercial tools for standard-cell based datapath design are here classed according to design flows, and the advantages of each class are discussed with the results of two test ci...