Sciweavers

165 search results - page 15 / 33
» Dataflow Architectures for GALS
Sort
View
DATE
2008
IEEE
156views Hardware» more  DATE 2008»
15 years 6 months ago
Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications
Embedded systems are becoming increasingly complex. Besides the additional processing capabilities, they are characterized by high diversity of computational models coexisting in ...
Antonio Carlos Schneider Beck, Mateus B. Rutzig, G...
ENTCS
2008
138views more  ENTCS 2008»
14 years 11 months ago
Compositionality of Statically Scheduled IP
Timing Closure in presence of long global wire interconnects is one of the main current issues in System-onChip design. One proposed solution to the Timing Closure problem is Late...
Julien Boucaron, Jean-Vivien Millo
DAC
2003
ACM
16 years 20 days ago
Compiler-generated communication for pipelined FPGA applications
In this paper, we describe a set of compiler analyses and an implementation that automatically map a sequential and un-annotated C program into a pipelined implementation, targete...
Heidi E. Ziegler, Mary W. Hall, Pedro C. Diniz
DFVLR
1987
15 years 3 months ago
Two Fundamental Issues in Multiprocessing
: This paper examines the argument for dataflow architectures in "Two Fundamental Issues in Multiprocessing[5]." We observe two key problems. First, the justification of ...
Arvind, Robert A. Iannucci
JSS
2006
62views more  JSS 2006»
14 years 11 months ago
Designing state-based systems with entity-life modeling
This article introduces the entity-life modeling (ELM) design approach for multithread software. The article focuses on problems that can be described by state machines with assoc...
Bo Sandén, Janusz Zalewski