Sciweavers

165 search results - page 17 / 33
» Dataflow Architectures for GALS
Sort
View
HPCA
1998
IEEE
15 years 3 months ago
Non-Stalling CounterFlow Architecture
The counterflow pipeline concept was originated by Sproull et al.[1] to demonstrate the concept of asynchronous circuits. This architecture relies on distributed decision making an...
Michael F. Miller, Kenneth J. Janik, Shih-Lien Lu
DATE
2000
IEEE
132views Hardware» more  DATE 2000»
15 years 4 months ago
A Generic Architecture for On-Chip Packet-Switched Interconnections
This paper presents an architectural study of a scalable system-level interconnection template. We explain why the shared bus, which is today's dominant template, will not me...
Pierre Guerrier, Alain Greiner
ENTCS
2010
71views more  ENTCS 2010»
14 years 11 months ago
Unifying Architectural and Behavioural Specifications of Distributed Components
We present a novel specification language called JDC to be used at design phase of distributed components. The extensive seek for asynchrony in distributed components demands new ...
Antonio Cansado, Ludovic Henrio, Eric Madelaine, P...
DATE
1998
IEEE
68views Hardware» more  DATE 1998»
15 years 4 months ago
Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems
We present an approach to process scheduling based on an abstract graph representation which captures both dataflow and the flow of control. Target architectures consist of severa...
Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa...
ETS
2006
IEEE
108views Hardware» more  ETS 2006»
15 years 5 months ago
A DFT Architecture for Asynchronous Networks-on-Chip
The Networks-on-Chip (NoCs) paradigm is emerging as a solution for the communication of SoCs. Many NoC architecture propositions are presented but few works on testing these netwo...
Xuan-Tu Tran, Jean Durupt, François Bertran...