Sciweavers

165 search results - page 24 / 33
» Dataflow Architectures for GALS
Sort
View
121
Voted
VLSID
2002
IEEE
105views VLSI» more  VLSID 2002»
16 years 2 months ago
A Heuristic for Clock Selection in High-Level Synthesis
Clock selection has a significant impact on the performance and quality of designs in high-level synthesis. In most synthesis systems, a convenient value of the clock is chosen or...
J. Ramanujam, Sandeep Deshpande, Jinpyo Hong, Mahm...
VLSID
2006
IEEE
71views VLSI» more  VLSID 2006»
15 years 7 months ago
Clockless Pipelining for Coarse Grain Datapaths
In this paper, we present two novel synchronization approaches to support data flow in clockless designs using single-rail encoding. Both approaches are based on self-resetting st...
Abdelhalim Alsharqawi, Abdel Ejnioui
CCGRID
2002
IEEE
15 years 6 months ago
Symphony - A Java-Based Composition and Manipulation Framework for Computational Grids
We introduce the Symphony framework, a software ion layer that can sit on top of grid systems. Symphony provides a unified API for grid application developers and offers a graphic...
Markus Lorch, Dennis G. Kafura
CASES
2004
ACM
15 years 5 months ago
Scalable custom instructions identification for instruction-set extensible processors
Extensible processors allow addition of application-specific custom instructions to the core instruction set architecture. However, it is computationally expensive to automaticall...
Pan Yu, Tulika Mitra
EUROPAR
2000
Springer
15 years 5 months ago
BitValue Inference: Detecting and Exploiting Narrow Bitwidth Computations
We present a compiler algorithm called BitValue, which can discover both unused and constant bits in dusty-deck C programs. BitValue uses forward and backward dataflow analyses, ge...
Mihai Budiu, Majd Sakr, Kip Walker, Seth Copen Gol...