165 search results - page 9 / 33 » Dataflow Architectures for GALS |
ICCD
1992
IEEE
15 years 3 months ago
1992
IEEE
This paper presents a data- ow computer, constituted of a large array of data- ow processors and programmed using a functional language, and its application to realtime image proc...
86
Voted
ASYNC
2004
IEEE
15 years 3 months ago
2004
IEEE
We describe a new intermediate compiler representation, static token form, that is suitable for dataflow-style synthesis of high-level asynchronous specifications. Static token fo...
DAC
2007
ACM
16 years 20 days ago
2007
ACM
A key step in the design of cyclo-static real-time systems is the determination of buffer capacities. In our multi-processor system, we apply back-pressure, which means that tasks...
DAC
2000
ACM
16 years 19 days ago
2000
ACM
Joint module selection and retiming is a powerful technique to optimize the implementation cost and the speed of a circuit specified using a synchronous data-flow graph (DFG). In ...
104
click to vote
FPL
2007
Springer
15 years 3 months ago
2007
Springer
Extensible processors allow addition of application-specific custom instructions to the core instruction set architecture. These custom instructions are selected through an analys...