568 search results - page 71 / 114 » Decoupled Hardware Support for Distributed Shared Memory |
103
click to vote
HPCA
2011
IEEE
14 years 3 months ago
2011
IEEE
Traditional architectural designs are normally focused on CPUs and have been often decoupled from I/O considerations. They are inefficient for high-speed network processing with a...
ICPP
2003
IEEE
15 years 5 months ago
2003
IEEE
Hardware prefetching is a simple and effective technique for hiding cache miss latency and thus improving the overall performance. However, it comes with addition of prefetch buff...
116
click to vote
HPCA
2011
IEEE
14 years 3 months ago
2011
IEEE
Future CMPs will combine many simple cores with deep cache hierarchies. With more cores, cache resources per core are fewer, and must be shared carefully to avoid poor utilization...
ASAP
2007
IEEE
15 years 6 months ago
2007
IEEE
Commodity accelerator technologies including reconfigurable devices provide an order of magnitude performance improvement compared to mainstream microprocessor systems. A number o...
SIGOPSE
1996
ACM
15 years 4 months ago
1996
ACM
Applications of the future will need to support large numbers of clients and will require scalable storage systems that allow state to be shared reliably. Recent research in distr...