Sciweavers

568 search results - page 76 / 114
» Decoupled Hardware Support for Distributed Shared Memory
Sort
View
HPCA
1996
IEEE
15 years 4 months ago
Protected, User-Level DMA for the SHRIMP Network Interface
Traditional DMA requires the operating system to perform many tasks to initiate a transfer, with overhead on the order of hundreds or thousands of CPU instructions. This paper des...
Matthias A. Blumrich, Cezary Dubnicki, Edward W. F...
SPAA
2009
ACM
16 years 11 days ago
Towards transactional memory semantics for C++
Transactional memory (TM) eliminates many problems associated with lock-based synchronization. Over recent years, much progress has been made in software and hardware implementati...
Tatiana Shpeisman, Ali-Reza Adl-Tabatabai, Robert ...
ASPLOS
2012
ACM
13 years 7 months ago
Reflex: using low-power processors in smartphones without knowing them
To accomplish frequent, simple tasks with high efficiency, it is necessary to leverage low-power, microcontroller-like processors that are increasingly available on mobile systems...
Felix Xiaozhu Lin, Zhen Wang, Robert LiKamWa, Lin ...
IEEEPACT
2008
IEEE
15 years 6 months ago
Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor
Moore’s Law and the drive towards performance efficiency have led to the on-chip integration of general-purpose cores with special-purpose accelerators. Pangaea is a heterogeneo...
Henry Wong, Anne Bracy, Ethan Schuchman, Tor M. Aa...
RSP
2003
IEEE
130views Control Systems» more  RSP 2003»
15 years 5 months ago
Contributions to middleware architectures to prototype distribution infrastructures
— Distributed applications require specific middleware support for semantics and run-time constraints for a wide range of hardware or software configurations. However, their fu...
Jérôme Hugues, Laurent Pautet, Fabric...