Sciweavers

74 search results - page 11 / 15
» Deriving change architectures from RCS history
Sort
View
IEEECIT
2010
IEEE
14 years 9 months ago
Learning Autonomic Security Reconfiguration Policies
Abstract--We explore the idea of applying machine learning techniques to automatically infer risk-adaptive policies to reconfigure a network security architecture when the context ...
Juan E. Tapiador, John A. Clark
VEE
2010
ACM
327views Virtualization» more  VEE 2010»
15 years 6 months ago
AASH: an asymmetry-aware scheduler for hypervisors
Asymmetric multicore processors (AMP) consist of cores exposing the same instruction-set architecture (ISA) but varying in size, frequency, power consumption and performance. AMPs...
Vahid Kazempour, Ali Kamali, Alexandra Fedorova
RTS
2002
113views more  RTS 2002»
14 years 11 months ago
Feedback-Feedforward Scheduling of Control Tasks
A scheduling architecture for real-time control tasks is proposed. The scheduler uses feedback from execution-time measurements and feedforward from workload changes to adjust the...
Anton Cervin, Johan Eker, Bo Bernhardsson, Karl-Er...
ISLPED
2010
ACM
169views Hardware» more  ISLPED 2010»
14 years 9 months ago
Distributed DVFS using rationally-related frequencies and discrete voltage levels
Abstract--As a replacement for the fast-fading GloballySynchronous model, we have defined a flexible design style called GRLS, for Globally-Ratiochronous, Locally-Synchronous, whic...
Jean-Michel Chabloz, Ahmed Hemani
DAC
2004
ACM
16 years 18 days ago
A method for correcting the functionality of a wire-pipelined circuit
As across-chip interconnect delays can exceed a clock cycle, wire pipelining becomes essential in high performance designs. Although it allows higher clock frequencies, it may cha...
Vidyasagar Nookala, Sachin S. Sapatnekar