2514 search results - page 56 / 503 » Design, Implementation, and Evaluation of a Digital Lectern ... |
109
click to vote
CDES
2010
14 years 7 months ago
2010
This paper describes the design of a delay-insensitive (DI) Cell Matrix. This architecture allows for massively parallel, self-determined operation and can be used to implement reg...
HPDC
2005
IEEE
15 years 3 months ago
2005
IEEE
This paper describes the design and implementation of SWORD, a scalable resource discovery service for widearea distributed systems. In contrast to previous systems, SWORD allows ...
IEEEPACT
2005
IEEE
15 years 3 months ago
2005
IEEE
Helper threading is a technique that utilizes a second core or logical processor in a multi-threaded system to improve the performance of the main thread. A helper thread executes...
58
Voted
SIGIR
2003
ACM
15 years 3 months ago
2003
ACM
This poster reports upon the ongoing efforts being made to establish TREC-like and other comprehensive evaluation paradigms within the Music IR (MIR) and Music Digital Library (MD...
RSP
2008
IEEE
15 years 4 months ago
2008
IEEE
Dataflow formalisms have provided designers of digital signal processing systems with optimizations and guarantees to arrive at quality prototypes quickly. As system complexity in...