Sciweavers

497 search results - page 70 / 100
» Design Challenges for High Performance Nano-Technology
Sort
View
INFOCOM
2002
IEEE
15 years 2 months ago
Towards Simple, High-performance Schedulers for High-aggregate Bandwidth Switches
— High-aggregate bandwidth switches are those whose port count multiplied by the operating line rate is very high; for example, a 30 port switch operating at 40 Gbps or a 1000 po...
Paolo Giaccone, Balaji Prabhakar, Devavrat Shah
ISQED
2009
IEEE
126views Hardware» more  ISQED 2009»
15 years 4 months ago
Robust differential asynchronous nanoelectronic circuits
Abstract — Nanoelectronic design faces unprecedented reliability challenges and must achieve noise immunity and delay insensitiveness in the presence of prevalent defects and sig...
Bao Liu
DATE
2008
IEEE
217views Hardware» more  DATE 2008»
15 years 4 months ago
A Coarse-Grained Array based Baseband Processor for 100Mbps+ Software Defined Radio
The Software-Defined Radio (SDR) concept aims to enabling costeffective multi-mode baseband solutions for wireless terminals. However, the growing complexity of new communication ...
Bruno Bougard, Bjorn De Sutter, Sebastien Rabou, D...
GLOBECOM
2007
IEEE
15 years 3 months ago
CSMA Self-Adaptation Based on Interference Differentiation
—this paper addresses the design challenge of interference mitigation in the emerging high density (HD) wireless LAN. It is proposed to differentiate interference according to th...
Jing Zhu, Xingang Guo, Sumit Roy, Konstantina Papa...
CVPR
2005
IEEE
15 years 11 months ago
A Weighted Nearest Mean Classifier for Sparse Subspaces
In this paper we focus on high dimensional data sets for which the number of dimensions is an order of magnitude higher than the number of objects. From a classifier design standp...
Cor J. Veenman, David M. J. Tax