Sciweavers

497 search results - page 8 / 100
» Design Challenges for High Performance Nano-Technology
Sort
View
ASAP
2009
IEEE
159views Hardware» more  ASAP 2009»
15 years 4 months ago
A High-Performance Hardware Architecture for Spectral Hash Algorithm
—The Spectral Hash algorithm is one of the Round 1 candidates for the SHA-3 family, and is based on spectral arithmetic over a finite field, involving multidimensional discrete...
Ray C. C. Cheung, Çetin K. Koç, John...
ITC
2003
IEEE
116views Hardware» more  ITC 2003»
15 years 2 months ago
BIST for Deep Submicron ASIC Memories with High Performance Application
Today’s ASIC designs consist of more memory in terms of both area and number of instances. The shrinking of geometries has an even greater effect upon memories due to their tigh...
Theo J. Powell, Wu-Tung Cheng, Joseph Rayhawk, Ome...
DATE
2003
IEEE
103views Hardware» more  DATE 2003»
15 years 2 months ago
Reduced Delay Uncertainty in High Performance Clock Distribution Networks
The design of clock distribution networks in synchronous digital systems presents enormous challenges. Controlling the clock signal delay in the presence of various noise sources,...
Dimitrios Velenis, Marios C. Papaefthymiou, Eby G....
ICDE
1997
IEEE
108views Database» more  ICDE 1997»
15 years 10 months ago
Titan: A High-Performance Remote Sensing Database
There are two major challenges for a high-performance remote-sensing database. First, it must provide low-latency retrieval of very large volumes of spatio-temporaldata. This requ...
Chialin Chang, Bongki Moon, Anurag Acharya, Carter...
MICRO
2003
IEEE
152views Hardware» more  MICRO 2003»
15 years 2 months ago
A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor
Single-event upsets from particle strikes have become a key challenge in microprocessor design. Techniques to deal with these transient faults exist, but come at a cost. Designers...
Shubhendu S. Mukherjee, Christopher T. Weaver, Joe...