Sciweavers

5107 search results - page 659 / 1022
» Design Issue Of ECTST
Sort
View
ISCA
2010
IEEE
214views Hardware» more  ISCA 2010»
15 years 9 months ago
Re-architecting DRAM memory systems with monolithically integrated silicon photonics
The performance of future manycore processors will only scale with the number of integrated cores if there is a corresponding increase in memory bandwidth. Projected scaling of el...
Scott Beamer, Chen Sun, Yong-Jin Kwon, Ajay Joshi,...
CF
2010
ACM
15 years 9 months ago
Proposition for a sequential accelerator in future general-purpose manycore processors and the problem of migration-induced cach
As the number of transistors on a chip doubles with every technology generation, the number of on-chip cores also increases rapidly, making possible in a foreseeable future to des...
Pierre Michaud, Yiannakis Sazeides, André S...
COMPSAC
2002
IEEE
15 years 9 months ago
A Graphically Based Language for Constructing, Executing and Analysing Models of Software Systems
With computer systems becoming ever larger and more complex, the cost and effort associated with their construction is increasing and the systems are now sufficiently complex that...
Robert John Walters
CHI
2009
ACM
15 years 9 months ago
StoryBank: mobile digital storytelling in a development context
Mobile imaging and digital storytelling currently support a growing practice of multimedia communication in the West. In this paper we describe a project which explores their bene...
David M. Frohlich, Dorothy Rachovides, Kiriaki Rig...
PKC
2009
Springer
129views Cryptology» more  PKC 2009»
15 years 8 months ago
Zero-Knowledge Proofs with Witness Elimination
Abstract. Zero-knowledge proofs with witness elimination are protocols that enable a prover to demonstrate knowledge of a witness to the verifier that accepts the interaction prov...
Aggelos Kiayias, Hong-Sheng Zhou