Sciweavers

434 search results - page 17 / 87
» Design Methodologies and Architecture Solutions for High-Per...
Sort
View
DAC
1999
ACM
15 years 6 months ago
IC Analyses Including Extracted Inductance Models
IC inductance extraction generally produces either port inductances based on simplified current path assumptions or a complete partial inductance matrix. Combining either of thes...
Michael W. Beattie, Lawrence T. Pileggi
101
Voted
ASAP
2010
IEEE
138views Hardware» more  ASAP 2010»
15 years 3 months ago
Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects
In a traditional Network-on-Chip (NoC), latency and power dissipation increase with system size due to its inherent multi-hop communications. The performance of NoC communication ...
Sujay Deb, Amlan Ganguly, Kevin Chang, Partha Prat...
109
Voted
VLSID
2003
IEEE
183views VLSI» more  VLSID 2003»
16 years 2 months ago
Interconnect Delay Minimization Using a Novel Pre-Mid-Post Buffer Strategy
We consider the problem of minimizing the delay in transporting a signal across a distance in a VLSI circuit.The problem can be restated as a combined buffer insertion, buffer siz...
Vani Prasad, Madhav P. Desai
FPGA
2004
ACM
158views FPGA» more  FPGA 2004»
15 years 7 months ago
A novel coarse-grain reconfigurable data-path for accelerating DSP kernels
In this paper, an efficient implementation of a high performance coarse-grain reconfigurable data-path on a mixed-granularity reconfigurable platform is presented. It consists of ...
Michalis D. Galanis, George Theodoridis, Spyros Tr...
DATE
2007
IEEE
85views Hardware» more  DATE 2007»
15 years 8 months ago
Timing simulation of interconnected AUTOSAR software-components
AUTOSAR is a recent specification initiative which focuses on a model-driven architecture like methodology for automotive applications. However, needed engineering steps, or how-t...
Matthias Krause, Oliver Bringmann, André He...