434 search results - page 44 / 87 » Design Methodologies and Architecture Solutions for High-Per... |
ASAP
2009
IEEE
15 years 11 months ago
2009
IEEE
—The Cell processor consists of a general-purpose core and eight cores with a complete SIMD instruction set. Although originally designed for multimedia and gaming, it is current...
FCCM
2007
IEEE
15 years 8 months ago
2007
IEEE
A new platform for reconfigurable computing has an object-based programming model, with architecture, silicon and tools designed to faithfully realize this model. The platform is ...
120
click to vote
DAC
2002
ACM
16 years 2 months ago
2002
ACM
The design of high-throughput large-state Viterbi decoders relies on the use of multiple arithmetic units. The global communication channels among these parallel processors often ...
107
click to vote
IPPS
2005
IEEE
15 years 7 months ago
2005
IEEE
As semiconductor feature sizes decrease, interconnect delay is becoming a dominant component of processor cycle times. This creates a critical need to shift microarchitectural des...
100
click to vote
DAC
2005
ACM
16 years 2 months ago
2005
ACM
This paper presents a novel repeater insertion algorithm for the power minimization of realistic interconnect trees under given timing budgets. Our algorithm judiciously combines ...