Sciweavers

434 search results - page 45 / 87
» Design Methodologies and Architecture Solutions for High-Per...
Sort
View
PARELEC
2000
IEEE
15 years 5 months ago
Parallel Computing Environments and Methods
Recent advances in high-speed networks, rapid improvements in microprocessor design, and availability of highly performing clustering software implementations enables cost-effecti...
Ghassan Fadlallah, Michel Lavoie, Louis-A. Dessain...
DATE
2006
IEEE
112views Hardware» more  DATE 2006»
15 years 8 months ago
On the verification of automotive protocols
Verification quality is a must for functional safety in electronic systems. In automotive, the verification flow is historically based on a layered approach, where each level (mod...
G. Zarri, F. Colucci, F. Dupuis, R. Mariani, M. Pa...
DAC
1997
ACM
15 years 6 months ago
Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology
Multi-threshold CMOS is an increasingly popular circuit approach that enables high performance and low power operation. However, no methodologies have been developed to size the h...
James Kao, Anantha Chandrakasan, Dimitri Antoniadi...
ISLPED
2007
ACM
110views Hardware» more  ISLPED 2007»
15 years 3 months ago
A 0.4-V UWB baseband processor
A 0.4-V UWB digital baseband processor has been fabricated in a standard-VT 90-nm CMOS technology. The baseband processor operates at an ultra-low supply voltage to reduce energy ...
Vivienne Sze, Anantha P. Chandrakasan
IROS
2009
IEEE
162views Robotics» more  IROS 2009»
15 years 8 months ago
Novel mechanical design of biped robot SHERPA using 2 DOF cable differential modular joints
— This paper discusses the mechanical kinematics solutions and design aspects of the biped robot SHERPA, a bipedal platform able to walk and carry load. Starting from the analysi...
Ionut Mihai Constantin Olaru, Sébastien Kru...