473 search results - page 27 / 95 » Design Methodologies for Noise in Digital Integrated Circuit... |
111
click to vote
DATE
2005
IEEE
15 years 5 months ago
2005
IEEE
We present a complete top-down design of a low-power multi-channel clock recovery circuit based on gated current-controlled oscillators. The flow includes several tools and method...
SBCCI
2006
ACM
15 years 5 months ago
2006
ACM
This paper presents a transistor optimization methodology for low-power analog integrated CMOS circuits, relying on the physics-based gm/ID characteristics as a design optimizatio...
DATE
2009
IEEE
15 years 6 months ago
2009
IEEE
Soft errors in combinational and sequential elements of digital circuits are an increasing concern as a result of technology scaling. Several techniques for gate and latch hardeni...
DATE
2008
IEEE
15 years 6 months ago
2008
IEEE
This paper presents the design and the laboratory results of an integrated half-bridge driver for power electronic systems in a 0.35 µm Bipolar CMOS DMOS (BCD) technology. The pr...
ICCAD
2007
IEEE
15 years 8 months ago
2007
IEEE
— We introduce a remote activation scheme that aims to protect integrated circuits (IC) intellectual property (IP) against piracy. Remote activation enables designers to lock eac...