473 search results - page 2 / 95 » Design Methodologies for Noise in Digital Integrated Circuit... |
DAC
2004
ACM
15 years 10 months ago
2004
ACM
Circuits using nano-meter technologies are becoming increasingly vulnerable to signal interference from multiple noise sources as well as radiation-induced soft errors. One way to...
ICCAD
1994
IEEE
15 years 1 months ago
1994
IEEE
Abstract - Today's digital design systems are running out of steam, when it comes to meeting the challenges presented by simultaneous switching, power consumption and reliabil...
ISCAS
2007
IEEE
15 years 3 months ago
2007
IEEE
—Two probabilistic-based models, namely the Ensemble-Dependent Matrix model [1][3] and the Markov Random Field model [2], have been proposed to deal with faults in nanoscale syst...
114
click to vote
ASAP
1997
IEEE
15 years 1 months ago
1997
IEEE
Improvements in semiconductor integration density and the resulting problem of having to manage designs of increasing complexity is an old one, but still current. The new challeng...
ASPDAC
2007
ACM
15 years 1 months ago
2007
ACM
In this paper, we present a systematic synthesis methodology for fully integrated wideband low noise amplifiers that simultaneously optimizes impedance matching, noise figure, and ...