Sciweavers

473 search results - page 33 / 95
» Design Methodologies for Noise in Digital Integrated Circuit...
Sort
View
JCDL
2005
ACM
162views Education» more  JCDL 2005»
15 years 5 months ago
Integrating digital libraries and electronic publishing in the DART project
The Digital Anthropology Resources for Teaching (DART) project integrates the content acquisition and cataloging initiatives of a federated digital repository with the development...
Gordon Dahlquist, Brian Hoffman, David Millman
DAC
2004
ACM
15 years 5 months ago
Correct-by-construction layout-centric retargeting of large analog designs
Aggressive design cycles in the semiconductor industry demand a design-reuse principle for analog circuits. The strong impact of layout intricacies on analog circuit performance n...
Sambuddha Bhattacharya, Nuttorn Jangkrajarng, Roy ...
VLSID
2004
IEEE
168views VLSI» more  VLSID 2004»
16 years 6 days ago
VLSI Implementation of Visible Watermarking for a Secure Digital Still Camera Design
Watermarking is the process that embeds data called a watermark into a multimedia object for its copyright protection. The digital watermarks can be visible to a viewer on careful...
Saraju P. Mohanty, Nagarajan Ranganathan, Ravi Nam...
DAC
2006
ACM
15 years 5 months ago
Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications*
Microfluidics-based biochips, also referred to as lab-on-a-chip (LoC), are devices that integrate fluid-handling functions such as sample preparation, analysis, separation, and de...
William L. Hwang, Fei Su, Krishnendu Chakrabarty
ISPD
2004
ACM
146views Hardware» more  ISPD 2004»
15 years 5 months ago
Power-aware clock tree planning
Modern processors and SoCs require the adoption of poweroriented design styles, due to the implications that power consumption may have on reliability, cost and manufacturability ...
Monica Donno, Enrico Macii, Luca Mazzoni