Sciweavers

796 search results - page 48 / 160
» Design Space Exploration for Dynamically Reconfigurable Arch...
Sort
View
DATE
2009
IEEE
119views Hardware» more  DATE 2009»
15 years 8 months ago
On-chip communication architecture exploration for processor-pool-based MPSoC
— MPSoC is evolving towards processor-pool (PP)-based architectures, which employ hierarchical on-chip network for inter- and intra-PP communication. Since the design space of PP...
Young-Pyo Joo, Sungchan Kim, Soonhoi Ha
CORR
2010
Springer
198views Education» more  CORR 2010»
15 years 1 months ago
Space and the Synchronic A-Ram
Space is a spatial programming language designed to exploit the massive parallelism available in a formal model of computation called the Synchronic A-Ram, and physically related ...
Alexander Victor Berka
VLSID
2002
IEEE
126views VLSI» more  VLSID 2002»
16 years 1 months ago
A Hardware/Software Reconfigurable Architecture for Adaptive Wireless Image Communication
With the projected significant growth in mobile internet and multimedia services, there is a strong demand for nextgeneration appliances capable of wireless image communication. O...
Debashis Panigrahi, Clark N. Taylor, Sujit Dey
EHCI
2001
15 years 2 months ago
Exploring New Uses of Video with VideoSpace
Abstract. This paper describes videoSpace, a software toolkit designed to facilitate the integration of image streams into existing or new documents and applications to support new...
Nicolas Roussel
DAGSTUHL
2006
15 years 2 months ago
Pre-Routed FPGA Cores for Rapid System Construction in a Dynamic Reconfigurable System
This paper presents a method of constructing pre-routed FPGA cores which lays the foundations for a rapid system construction framework for dynamically reconfigurable computing sy...
Douglas L. Maskell, Timothy F. Oliver