200 search results - page 29 / 40 » Design Time Reliability Analysis of Distributed Fault Tolera... |
112
Voted
ISPA
2004
Springer
15 years 2 months ago
2004
Springer
Static DHT topologies influence important features of such DHTs such as scalability, communication load balancing, routing efficiency and fault tolerance. Nevertheless, it is co...
DAC
2006
ACM
15 years 10 months ago
2006
ACM
A statistical model for the purpose of logic cell timing analysis in the presence of process variations is presented. A new current-based cell delay model is utilized, which can a...
90
Voted
CONEXT
2009
ACM
14 years 10 months ago
2009
ACM
Software bugs in routers lead to network outages, security vulnerabilities, and other unexpected behavior. Rather than simply crashing the router, bugs can violate protocol semant...
105
click to vote
BMCBI
2010
14 years 4 months ago
2010
Background: The Ensembl project produces updates to its comparative genomics resources with each of its several releases per year. During each release cycle approximately two week...
DAC
2007
ACM
15 years 10 months ago
2007
ACM
The ability to account for the growing impacts of multiple process variations in modern technologies is becoming an integral part of nanometer VLSI design. Under the context of ti...