Sciweavers

870 search results - page 157 / 174
» Design Tradeoffs for SSD Performance
Sort
View
96
Voted
SENSYS
2006
ACM
15 years 7 months ago
Virtual high-resolution for sensor networks
The resolution at which a sensor network collects data is a crucial parameter of performance since it governs the range of applications that are feasible to be developed using tha...
Aman Kansal, William J. Kaiser, Gregory J. Pottie,...
HPCA
1998
IEEE
15 years 6 months ago
The Effectiveness of SRAM Network Caches in Clustered DSMs
The frequency of accesses to remote data is a key factor affecting the performance of all Distributed Shared Memory (DSM) systems. Remote data caching is one of the most effective...
Adrian Moga, Michel Dubois
CODES
2006
IEEE
15 years 5 months ago
Phase guided sampling for efficient parallel application simulation
Simulating chip-multiprocessor systems (CMP) can take a long time. For single-threaded workloads, earlier work has shown the utility of phase analysis, that is identification of r...
Jeffrey Namkung, Dohyung Kim, Rajesh K. Gupta, Igo...
ASPLOS
2010
ACM
15 years 5 months ago
Micro-pages: increasing DRAM efficiency with locality-aware data placement
Power consumption and DRAM latencies are serious concerns in modern chip-multiprocessor (CMP or multi-core) based compute systems. The management of the DRAM row buffer can signif...
Kshitij Sudan, Niladrish Chatterjee, David Nellans...
107
Voted
ADHOC
2010
292views more  ADHOC 2010»
15 years 2 months ago
Sleep/wake scheduling for multi-hop sensor networks: Non-convexity and approximation algorithm
We investigate the problem of sleep/wake scheduling for low duty cycle sensor networks. Our work differs from prior work in that we explicitly consider the effect of synchronizati...
Yan Wu, Sonia Fahmy, Ness B. Shroff