Sciweavers

140 search results - page 26 / 28
» Design and Analysis of Fault Tolerant Architectures by Model...
Sort
View
VLSID
2001
IEEE
164views VLSI» more  VLSID 2001»
14 years 6 months ago
An Efficient Parallel Transparent Bist Method For Multiple Embedded Memory Buffers
In this paper, we propose a new transparent built-in self-test ( TBIST ) method to test multiple embedded memory arrays with various sizes in parallel. First, a new transparent tes...
Der-Cheng Huang, Wen-Ben Jone, Sunil R. Das
COMPSAC
2010
IEEE
13 years 4 months ago
A Consistency Model for Identity Information in Distributed Systems
In distributed IT systems, replication of information is commonly used to strengthen the fault tolerance on a technical level or the autonomy of an organization on a business level...
Thorsten Höllrigl, Jochen Dinger, Hannes Hart...
EUROGP
2009
Springer
105views Optimization» more  EUROGP 2009»
13 years 11 months ago
Quantum Circuit Synthesis with Adaptive Parameters Control
The contribution presented herein proposes an adaptive genetic algorithm applied to quantum logic circuit synthesis that, dynamically adjusts its control parameters. The adaptation...
Cristian Ruican, Mihai Udrescu, Lucian Prodan, Mir...
OOPSLA
2009
Springer
14 years 24 days ago
A concurrent dynamic analysis framework for multicore hardware
Software has spent the bounty of Moore’s law by solving harder problems and exploiting abstractions, such as highlevel languages, virtual machine technology, binary rewritdynami...
Jungwoo Ha, Matthew Arnold, Stephen M. Blackburn, ...
CASES
2009
ACM
14 years 23 days ago
Tight WCRT analysis of synchronous C programs
Accurate estimation of the tick length of a synchronous program is essential for efficient and predictable implementations that are devoid of timing faults. The techniques to dete...
Partha S. Roop, Sidharta Andalam, Reinhard von Han...