Sciweavers

1224 search results - page 239 / 245
» Design and Implementation of a Practical Parallel Delaunay A...
Sort
View
114
Voted
FPL
2004
Springer
110views Hardware» more  FPL 2004»
15 years 7 months ago
Versatile Imaging Architecture Based on a System on Chip
Abstract. In this paper, a novel architecture dedicated to image processing is presented. The most original aspect of the approach is the use of a System On Chip implemented in a F...
Pierre Chalimbaud, François Berry
IISWC
2006
IEEE
15 years 7 months ago
Performance Analysis of Sequence Alignment Applications
— Recent advances in molecular biology have led to a continued growth in the biological information generated by the scientific community. Additionally, this area has become a m...
Friman Sánchez, Esther Salamí, Alex ...
INFOCOM
2006
IEEE
15 years 7 months ago
MMSN: Multi-Frequency Media Access Control for Wireless Sensor Networks
— Multi-frequency media access control has been well understood in general wireless ad hoc networks, while in wireless sensor networks, researchers still focus on single frequenc...
Gang Zhou, Chengdu Huang, Ting Yan, Tian He, John ...
MICRO
2003
IEEE
132views Hardware» more  MICRO 2003»
15 years 7 months ago
Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors
Large instruction window processors achieve high performance by exposing large amounts of instruction level parallelism. However, accessing large hardware structures typically req...
Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasa...
141
Voted
JSA
2010
173views more  JSA 2010»
14 years 8 months ago
Hardware/software support for adaptive work-stealing in on-chip multiprocessor
During the past few years, embedded digital systems have been requested to provide a huge amount of processing power and functionality. A very likely foreseeable step to pursue th...
Quentin L. Meunier, Frédéric P&eacut...