1224 search results - page 49 / 245 » Design and Implementation of a Practical Parallel Delaunay A... |
131
click to vote
SMA
2003
ACM
15 years 7 months ago
2003
ACM
Surface reconstruction from unorganized sample points is an important problem in computer graphics, computer aided design, medical imaging and solid modeling. Recently a few algor...
100
click to vote
APCSAC
2000
IEEE
15 years 6 months ago
2000
IEEE
Hardware square-root units require large numbers of gates even for iterative implementations. In this paper, we present four low-cost high-performance fullypipelined n-select impl...
ERSA
2007
15 years 3 months ago
2007
Molecular Dynamics simulations have become an interesting target for acceleration using Field-Programmable Gate Arrays (FPGA). Still to be attempted completely in FPGA hardware is...
ISPD
1999
ACM
15 years 6 months ago
1999
ACM
—Maze routing algorithms are widely used for finding an optimal path in detailed routing for very large scale integration, printed circuit board and multichip modules In this pap...
111
click to vote
GLOBECOM
2006
IEEE
15 years 8 months ago
2006
IEEE
— Emulating Output Queued (OQ) Switch with sustainable implementation cost and low fixed delay is always preferable in designing high performance routers. The SwitchMemory-Switch...