1224 search results - page 9 / 245 » Design and Implementation of a Practical Parallel Delaunay A... |
DAGSTUHL
2007
15 years 1 months ago
2007
Abstract. Two ways to exploit chips with a very large number of transistors are multicore processors and programmable logic chips. Some data parallel algorithms can be executed eļ¬...
DATE
2006
IEEE
2006
IEEE
Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (MorphoSys)
15 years 5 months ago
In this paper we analyze a 3D image rendering algorithm and the different mapping schemes to implement it in a SIMD reconfigurable architecture. 3D image render is highly computat...
164
Voted
WAE
2001
15 years 1 months ago
2001
The ability to provide uniform shared-memory access to a significant number of processors in a single SMP node brings us much closer to the ideal PRAM parallel computer. In this pa...
154
click to vote
FPGA
2006
ACM
15 years 3 months ago
2006
ACM
In this paper, we propose a technique to flexibly implement genetic algorithms for various problems on FPGAs. For the purpose, we propose a basic architecture for GA which consist...
IPPS
2008
IEEE
15 years 6 months ago
2008
IEEE
This paper proposes an eļ¬cient real-time scheduling algorithm for multiprocessor platforms. The algorithm is a derivative of the Rate Monotonic (RM) algorithm, with its basis on...