Sciweavers

862 search results - page 73 / 173
» Design and Implementation of the TRIPS Primary Memory System
Sort
View
RTCSA
2005
IEEE
15 years 5 months ago
LyraNET: A Zero-Copy TCP/IP Protocol Stack for Embedded Operating Systems
Embedded systems are usually resource limited in terms of processing power, memory, and power consumption, thus embedded TCP/IP should be designed to make the best use of limited ...
Yun-Chen Li, Mei-Ling Chiang
ISCA
1999
IEEE
94views Hardware» more  ISCA 1999»
15 years 4 months ago
A Performance Comparison of Contemporary DRAM Architectures
In response to the growing gap between memory access time and processor speed, DRAM manufacturers have created several new DRAM architectures. This paper presents a simulation-bas...
Vinodh Cuppu, Bruce L. Jacob, Brian Davis, Trevor ...
ISCAS
2007
IEEE
133views Hardware» more  ISCAS 2007»
15 years 6 months ago
Design of a Massively Parallel Vision Processor based on Multi-SIMD Architecture
— Increasing demands for robust image recognition systems require vision processors not only with enormous computational capacities but also with sufficient flexibility to hand...
Kota Yamaguchi, Yoshihiro Watanabe, Takashi Komuro...
HASE
2007
IEEE
15 years 6 months ago
Systems Architectures for Transactional Network Interface
Systems such as software transactional memory and some exception handling techniques use transactions. However, a typical limitation of such systems is that they do not allow syst...
Manish Marwah, Shivakant Mishra, Christof Fetzer
EUROPAR
2005
Springer
15 years 5 months ago
Grid-BGC: A Grid-Enabled Terrestrial Carbon Cycle Modeling System
Grid-BGC is a Grid-enabled terrestrial biogeochemical cycle simulator collaboratively developed by the National Center for Atmospheric Research (NCAR) and the University of Colorad...
Jason Cope, Craig Hartsough, Peter Thornton, Henry...