Sciweavers

862 search results - page 81 / 173
» Design and Implementation of the TRIPS Primary Memory System
Sort
View
USENIX
2003
15 years 1 months ago
Operating System I/O Speculation: How Two Invocations Are Faster Than One
We present an in-kernel disk prefetcher which uses speculative execution to determine what data an application is likely to require in the near future. By placing our design withi...
Keir Faser, Fay Chang
DAC
2002
ACM
16 years 25 days ago
Scheduler-based DRAM energy management
Previous work on DRAM power-mode management focused on hardware-based techniques and compiler-directed schemes to explicitly transition unused memory modules to low-power operatin...
Victor Delaluz, Anand Sivasubramaniam, Mahmut T. K...
IROS
2007
IEEE
128views Robotics» more  IROS 2007»
15 years 6 months ago
A modular robotic system using magnetic force effectors
— One of the primary impediments to building ensembles with many modular robots is the complexity and number of mechanical mechanisms used to construct the individual modules. As...
Brian T. Kirby, Burak Aksak, Jason Campbell, James...
USITS
2001
15 years 1 months ago
An Architecture for Content Routing Support in the Internet
The primary use of the Internet is content distribution -- the delivery of web pages, audio, and video to client applications -- yet the Internet was never architected for scalabl...
Mark Gritter, David R. Cheriton
ECBS
2006
IEEE
211views Hardware» more  ECBS 2006»
15 years 6 months ago
Modified Pseudo LRU Replacement Algorithm
Although the LRU replacement algorithm has been widely used in cache memory management, it is wellknown for its inability to be easily implemented in hardware. Most of primary cac...
Hassan Ghasemzadeh, Sepideh Sepideh Mazrouee, Moha...