Sciweavers

2299 search results - page 306 / 460
» Design and Use of Industrial Software Architectures
Sort
View
CODES
2004
IEEE
15 years 5 months ago
A loop accelerator for low power embedded VLIW processors
The high transistor density afforded by modern VLSI processes have enabled the design of embedded processors that use clustered execution units to deliver high levels of performan...
Binu K. Mathew, Al Davis
VLSID
2005
IEEE
131views VLSI» more  VLSID 2005»
16 years 2 months ago
Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores
Abstract-- We present two-dimensional (space/time) compression techniques that reduce test data volume and test application time for scan testing of intellectual property (IP) core...
Lei Li, Krishnendu Chakrabarty, Seiji Kajihara, Sh...
144
Voted
EDOC
2009
IEEE
15 years 5 months ago
Process SEER: A Tool for Semantic Effect Annotation of Business Process Models
A key challenge in devising solutions to a range of problems associated with business process management: process life cycle management, compliance management, enterprise process ...
Kerry Hinge, Aditya K. Ghose, George Koliadis
106
Voted
COMAD
2008
15 years 3 months ago
Modeling Uncertain and Imprecise Information in Process Modeling with UML
In designing and developing large complex products, people use models to describe and organize interrelated elements in both product systems (architecture, use cases, constraints....
Xiao Jing, Pierre Pinel, Lei Pi, Vincent Aranega, ...
CORR
2006
Springer
116views Education» more  CORR 2006»
15 years 1 months ago
Memory Aware High-Level Synthesis for Embedded Systems
We introduce a new approach to take into account the memory architecture and the memory mapping in the High- Level Synthesis of Real-Time embedded systems. We formalize the memory...
Gwenolé Corre, Eric Senn, Nathalie Julien, ...