Sciweavers

254 search results - page 30 / 51
» Design and VLSI Implementation of a Unified Synapse-Neuron A...
Sort
View
SIGCSE
2005
ACM
179views Education» more  SIGCSE 2005»
15 years 3 months ago
Design patterns for database pedagogy: a proposal
Courses in Relational Databases largely use a domain-specific design approach different from that used in the rest of the curriculum. Use of the Unified Process, UML, and Design P...
Thomas J. Marlowe, Cyril S. Ku, James W. Benham
GLVLSI
2009
IEEE
132views VLSI» more  GLVLSI 2009»
15 years 4 months ago
Multicast routing with dynamic packet fragmentation
Networks-on-Chip (NoCs) become a critical design factor as chip multiprocessors (CMPs) and systems on a chip (SoCs) scale up with technology. With fundamental benefits of high ban...
Young Hoon Kang, Jeff Sondeen, Jeffrey T. Draper
ISVLSI
2007
IEEE
150views VLSI» more  ISVLSI 2007»
15 years 4 months ago
Minimum-Congestion Placement for Y-interconnects: Some studies and observations
— Y -interconnects for VLSI chips are based on the use of global and semi-global wiring in only 0◦ , 60◦ , and 120◦ . Though X-interconnects are fast replacing the traditio...
Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, Pa...
DAC
2004
ACM
15 years 10 months ago
Synthesizing interconnect-efficient low density parity check codes
Error correcting codes are widely used in communication and storage applications. Codec complexity has usually been measured with a software implementation in mind. A recent hardw...
Marghoob Mohiyuddin, Amit Prakash, Adnan Aziz, Way...
VLSID
2006
IEEE
170views VLSI» more  VLSID 2006»
15 years 10 months ago
16-Bit Segmented Type Current Steering DAC for Video Applications
In this paper, 16-bit, 50 MHz Current Steering DAC is designed. This DAC is implemented using TSMC 0.35 ?m technology. An optimum segmentation is done of 16-bits into binary and t...
Gaurav Raja, Basabi Bhaumik