Sciweavers

254 search results - page 31 / 51
» Design and VLSI Implementation of a Unified Synapse-Neuron A...
Sort
View
ISCAS
2006
IEEE
120views Hardware» more  ISCAS 2006»
15 years 3 months ago
Fast bit permutation unit for media enhanced microprocessors
— Bit and subword permutations are useful in many multimedia and cryptographic applications. New shift and permute instructions have been added to the instruction set of general-...
Giorgos Dimitrakopoulos, Christos Mavrokefalidis, ...
AVI
2000
14 years 11 months ago
An Architecture for Pen-based Interaction on Electronic Whiteboards
This paper describes the software architecture for our pen-based electronic whiteboard system, called Flatland. The design goal of Flatland is to support various activities on per...
Takeo Igarashi, W. Keith Edwards, Anthony LaMarca,...
VLSID
2003
IEEE
253views VLSI» more  VLSID 2003»
15 years 10 months ago
High Level Synthesis from Sim-nML Processor Models
The design of modern complex embedded systems require a high level of abstraction of the design. The SimnML[1] is a specification language to model processors for such designs. Se...
Souvik Basu, Rajat Moona
VLSID
2002
IEEE
152views VLSI» more  VLSID 2002»
15 years 10 months ago
Verification of an Industrial CC-NUMA Server
Directed test program-based verification or formal verification methods are usually quite ineffective on large cachecoherent, non-uniform memory access (CC-NUMA) multiprocessors b...
Rajarshi Mukherjee, Yozo Nakayama, Toshiya Mima
VLSID
2003
IEEE
104views VLSI» more  VLSID 2003»
15 years 3 months ago
Interfacing Cores with On-chip Packet-Switched Networks
With the emergence of the packet-switched networks as a possible system-on-chip (SoC) communication paradigm, the design of network-on-chips (NoC) has provided a challenge to the ...
Praveen Bhojwani, Rabi N. Mahapatra