Sciweavers

254 search results - page 47 / 51
» Design and VLSI Implementation of a Unified Synapse-Neuron A...
Sort
View
ANSS
2001
IEEE
15 years 3 months ago
New Queuing Strategy for Large Scale ATM Switches
In this work, we study the different buffering techniques used in the literature to solve the contention problem in A TM switching architectures. The objective of our study is to ...
Mohsen Guizani, Ala I. Al-Fuqaha
VLSID
2002
IEEE
207views VLSI» more  VLSID 2002»
16 years 2 days ago
Synthesis of High Performance Low Power Dynamic CMOS Circuits
This paper presents a novel approach for the synthesis of dynamic CMOS circuits using Domino and Nora styles. As these logic styles can implement only non-inverting logic, convent...
Debasis Samanta, Nishant Sinha, Ajit Pal
FCCM
2002
IEEE
156views VLSI» more  FCCM 2002»
15 years 4 months ago
MPEG-Compliant Entropy Decoding on FPGA-Augmented TriMedia/CPU64
The paper presents a Design Space Exploration (DSE) experiment which has been carried out in order to determine the optimum FPGA–based Variable-Length Decoder (VLD) computing re...
Mihai Sima, Sorin Cotofana, Stamatis Vassiliadis, ...
CF
2008
ACM
15 years 1 months ago
A modular 3d processor for flexible product design and technology migration
The current methodology used in mass-market processor design is to create a single base microarchitecture (e.g., Intel's "Core"or AMD's"K8") that is ...
Gabriel H. Loh
VLSID
2006
IEEE
142views VLSI» more  VLSID 2006»
16 years 2 days ago
Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Processors
- Security protocols, such as IPSec and SSL, are being increasingly deployed in the context of networked embedded systems. The resource-constrained nature of embedded systems and, ...
Nachiketh R. Potlapally, Srivaths Ravi, Anand Ragh...